NS4148 Data Sheet V1.1

ShenZhen Nsiway Technology Co., Ltd

2010,11
## Change History

<table>
<thead>
<tr>
<th>DATA</th>
<th>VERSION</th>
<th>AUTHOR</th>
<th>CHANGE EXPLAIN</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
FIGURE LISTS

Figure1. NS4148 Typical Application Circuit.............................................................................................. 5
Figure2. MSOP-8 and SOP-8 Package(top view)........................................................................................ 8
Figure3. The block diagram of NS4148 .................................................................................................... 11
Figure4. EMI test frequency spectrum .................................................................................................... 12
Figure5. Differential input...................................................................................................................... 13
Figure6. Single input.................................................................................................................................. 14
Figure7. Typical Ferrite Chip Bead Filter ................................................................................................. 14
Figure8. The Package of MSOP-8 ............................................................................................................. 15
Figure9. The Package of SOP-8 ............................................................................................................... 16

TABLE LISTS

Table1. Absolute Maximum Ratings ...................................................................................................... 6
Table2. Electrical Characteristics（TA=25°C） ......................................................................................... 6
Table3. Pin Description ......................................................................................................................... 8
Table7. Working mode ........................................................................................................................... 12
General Description

The NS4148 is a Low EMI, Filterless, 3W Mono Class D Audio Amplifier. The NS4148 original Enhanced Emission Elimination which reduces EMI-radiated emissions. Filterless Amplifier Passes FCC Radiated Emissions Standards with 100mm of Cable.

The NS4148 has the power-down function which can minimize the power consumption in the standby state. As for protection function, overcurrent protection function for speaker output terminal, overtemperature protection function for inside of the device, and low supply voltage malfunction preventing function are prepared while offering efficiencies above 90%. A patented, low-EMI modulation scheme renders the traditional class D output filter unnecessary, conserving board space.

The NS4148 is available in MSOP-8 and SOP-8 package and is specified over the -40°C to +85°C temperature range.

Features

- Improved pop & click circuitry eliminates noise during turn-on and turn-off transitions
- Power Output at 5.0V, 10% THD+N, 4Ω 3W (typ)
- 0.05%THD+N (1W, 5.0V)
- Filterless Class D
- 90% Efficiency
- High PSRR (80dB at 217Hz)
- 3.5-mA Quiescent Current
- 2.2-5.25V operation
- Over-current, Thermal and Low voltage Malfunction Protection function
- Packages: MSOP-8 and SOP-8

Applications

- Cellular Handsets
- Digital Camera
- PDAs
- Portable Information Appliances (MP3/MP4/DFP/Portable DVD)

Typical Application Circuit

![Typical Application Circuit](image-url)
Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage VDD</td>
<td>-0.3</td>
<td>6.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>INP, INN, CTRL</td>
<td>-0.3</td>
<td>VDD+0.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>125</td>
<td></td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>-65</td>
<td>150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Lead Temperature (Soldering 10 Seconds)</td>
<td>260</td>
<td></td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Package Thermal Resistance $\theta_{JA}$</td>
<td>90</td>
<td></td>
<td>°C/W</td>
<td></td>
</tr>
<tr>
<td>Operating Ambient Temperature</td>
<td>-40</td>
<td>85</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>ESD Rating</td>
<td>8000</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Latch-up</td>
<td></td>
<td></td>
<td>mA</td>
<td>Human Body Model</td>
</tr>
<tr>
<td>+IT</td>
<td>150</td>
<td></td>
<td></td>
<td>JEDEC STANDARD NO.78A FEBURARY 2006</td>
</tr>
<tr>
<td>-IT</td>
<td>-150</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Electrical Characteristics

Table 2. Electrical Characteristics (TA = 25°C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Output offset voltage</td>
<td>VIN=0V, AV=9V/V, VDD =2.2V to 5.25V</td>
<td>5</td>
<td>20</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Quiescent Current</td>
<td>VDD =3.6V</td>
<td>3.5</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Shutdown Current</td>
<td>VDD =3.6V, CTRL=0V</td>
<td>0.1</td>
<td></td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>PSRR</td>
<td>Power-Supply Rejection Ratio</td>
<td>217Hz</td>
<td>-80</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>20KHz</td>
<td>-72</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>CMRR</td>
<td>Common-Mode Rejection Ratio</td>
<td></td>
<td>-70</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
</tbody>
</table>
### fSW
- Carrier clock frequency
- VDD = 2.2V to 5.25V
- 400 kHz

### AV
- Voltage Gain
- 19 dB

### Po
- Output Power
  - THD+N = 10%, f = 1 kHz, RL = 4Ω, VDD = 5V
  - 3.0 W
  - THD+N = 1%, f = 1 kHz, RL = 4Ω, VDD = 5V
  - 2.1 W
  - THD+N = 10%, f = 1 kHz, RL = 8Ω, VDD = 5V
  - 1.8 W
  - THD+N = 1%, f = 1 kHz, RL = 8Ω, VDD = 5V
  - 1.3 W

### THD+N
- Total Harmonic Distortion Plus Noise
  - VDD = 5V, Po = 0.5W, RL = 8Ω, f = 1kHz
  - 0.05 %
  - VDD = 5V, Po = 1W, RL = 8Ω, f = 1kHz
  - 0.05 %

### η
- Efficiency
  - Po = 1W, RL = 8Ω, f = 1kHz
  - 90 %

### V\text{IH}
- CTRL High voltage
  - 1.2 VDD V

### V\text{IL}
- CTRL Low voltage
  - 0.2 V

### t\text{ST}
- Start-up time
  - (Power-down release)
  - 30 ms

### t\text{WK}
- Wake-up mode setting time
  - 35 ms

### t\text{SD}
- Power down setting time
  - 80 ms

---

**Pin Configuration**

**Pin Layout**
Figure 2. MSOP-8 and SOP-8 Package (top view)

**Pin Description**

<table>
<thead>
<tr>
<th>Pin NO.</th>
<th>Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CTRL</td>
<td>Power down control terminal</td>
</tr>
<tr>
<td>2</td>
<td>Bypass</td>
<td>Analog reference power supply terminal</td>
</tr>
<tr>
<td>3</td>
<td>INP</td>
<td>Positive input terminal (differential +)</td>
</tr>
<tr>
<td>4</td>
<td>INN</td>
<td>Negative input terminal (differential -)</td>
</tr>
<tr>
<td>5</td>
<td>VoN</td>
<td>Negative output terminal (differential -)</td>
</tr>
<tr>
<td>6</td>
<td>VCC</td>
<td>Power supply</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>8</td>
<td>VoP</td>
<td>Positive output terminal (differential +)</td>
</tr>
</tbody>
</table>

**Marking Information**

**NS4148**

**YYWW**

NS: Corporation Code  
4148: Partno 4148  
YYWW: Date Code
Typical Characteristics

- **Efficiency vs Output Power**
  - Class AB
  - $V_{com}=2.5V$
  - $V_{com}=3.6V$
  - $V_{com}=6V$
  - $R_L=60\Omega + 33\mu H$

- **Power Dissipation vs Output Power**
  - $V_{com}=2.5V$
  - $V_{com}=3.6V$
  - $V_{com}=6V$
  - $R_L=60\Omega + 33\mu H$

- **Supply Current vs Output Power**
  - $V_{com}=2.5V$
  - $V_{com}=3.6V$
  - $V_{com}=6V$
  - $R_L=60\Omega + 33\mu H$
Application Information

Block Diagram

Figure 3. The block diagram of NS4148
Digital Amplifier Function

The NS4148 has digital amplifiers with analog input, PWM pulse output, and maximum output of 3W(RL=4Ω)×1ch. Distortion of PWM pulse output signal and noise of the signal is reduced by adopting “Pure Pulse Direct Speaker Drive Circuit”.

In addition, NS4148 has been designed so that high-efficiency can be maintained within an average power range (100mW or so) that is used for mobile terminal.

Pop noise reduction function

The Pop Noise Reduction Function works in the cases of Power-on, Power-off, Power-down on, and Power-down off. And, the pop-noise can be suppressed according to control the power down by the following procedure.

- Power down mode is cancelled after power-on and the power supply is stabilized enough.
- Power down mode is set before Power-off.

EMI enhancement technology

NS4148 uses proprietary technology, for the high-frequency transient signals were fully addressed, greatly reduces EMI interference within the whole bandwidth, as shown in Figure 5.

![Figure 4. EMI test frequency spectrum](image)

CTRL terminal function

Only a switching control between open mode and Power-down mode is available when a single control terminal is used.

<table>
<thead>
<tr>
<th>CTRL</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>Open</td>
</tr>
<tr>
<td>L</td>
<td>Shutdown</td>
</tr>
</tbody>
</table>
Efficiency

The theoretical best efficiency of a linear amplifier is 78%; however, that efficiency is only exhibited at peak output powers. Under normal operating levels (typical music reproduction levels), efficiency falls below 30%, whereas the NS4148 still exhibits >90% efficiencies under the same conditions.

Bypass terminal output

The voltage of VDD/2 is output from the bypass terminal. Capacitor (1μF) is connected between the bypass terminal and GND for stabilization.

Protection Function

NS4148 has the following protection functions for the digital amplifier: Over-current Protection function, Thermal Protection function, and Low voltage Malfunction Prevention function.

Over-current Protection function

This is the function to establish the over-current protection mode when detecting a short circuit between NS4148 differential output terminal and VSS, VDD, or another differential output. In the over current protection mode, the differential output terminal becomes a high impedance state. The over current protection mode can be cancelled by power down or turning on the power again.

Thermal Protection function

This is the function to establish the thermal protection mode when detecting excessive high temperature of NS4148 itself. In the thermal protection mode, the differential output terminal becomes Weak Low state (a state grounded through high resistivity). And, when NS4148 gets out of such condition, the protection mode is cancelled.

Description of operating functions

For a differential input, input signals to IN+ and IN- pins via DC-cut capacitors (CIN).

The input signal gain is +18dB. And, with an input impedance of 25kΩ (typ.), a lower cut-off frequency of an input signal becomes 64Hz at CIN=0.1μF.

For a single-ended input, input a signal to IN+ via a DC-cut capacitor (CIN). At this time, IN- pin should be connected to AVSS via a DC-cut capacitor (CIN) with the same capacitance. Gain and a lower Cut-off frequency are the same as the above case.

In addition, the output impedance (Zout) of the former source circuit, including signal paths up to INL+ terminal and INTerminal should be designed to become 600Ω or lower. By limiting supply voltage VDD, operating ambient temperature Ta, DC-cut capacitor CIN, and power-down setting timeTPD, gain can be set by the control of the input resistance. For details, please contact us.

Use a capacitance of 0.1μF or less as a DC-cut capacitor (CIN) to reduce pop noise.

![Figure 5. Differential input](image)
When to Use an Output Filter

Design the NS4148 without an output filter if the traces from amplifier to speaker are short. The NS4148 passed FCC and CE radiated emissions with no shielding with speaker trace wires 100 mm long or less. Wireless handsets and PDAs are great applications for class-D without a filter.

A ferrite bead filter can often be used if the design is failing radiated emissions without an LC filter, and the frequency sensitive circuit is greater than 1 MHz. This is good for circuits that just have to pass FCC and CE because FCC and CE only test radiated emissions greater than 30 MHz. If choosing a ferrite bead, choose one with high impedance at high frequencies, but very low impedance at low frequencies.

Use an LC output filter if there are low frequency (<1 MHz) EMI sensitive circuits and/or there are long leads from amplifier to speaker.
Physical Dimensions

The Package of MSOP-8

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETER</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>1.10</td>
</tr>
<tr>
<td>A1</td>
<td>0.05</td>
<td>_</td>
<td>_</td>
<td>0.15</td>
</tr>
<tr>
<td>A2</td>
<td>0.75</td>
<td>0.85</td>
<td>0.95</td>
<td></td>
</tr>
<tr>
<td>A3</td>
<td>0.30</td>
<td>0.35</td>
<td>0.40</td>
<td></td>
</tr>
<tr>
<td>b</td>
<td>0.29</td>
<td>_</td>
<td>_</td>
<td>0.38</td>
</tr>
<tr>
<td>b1</td>
<td>0.28</td>
<td>0.30</td>
<td>0.33</td>
<td></td>
</tr>
<tr>
<td>c</td>
<td>0.15</td>
<td>_</td>
<td>_</td>
<td>0.20</td>
</tr>
<tr>
<td>c1</td>
<td>0.14</td>
<td>0.152</td>
<td>0.16</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>2.90</td>
<td>3.00</td>
<td>3.10</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>4.70</td>
<td>4.90</td>
<td>5.10</td>
<td></td>
</tr>
<tr>
<td>E1</td>
<td>2.90</td>
<td>3.00</td>
<td>3.10</td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>_</td>
<td>_</td>
<td>0.65BSC</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.40</td>
<td>_</td>
<td>0.70</td>
<td></td>
</tr>
<tr>
<td>L1</td>
<td>0.95BSC</td>
<td>_</td>
<td>_</td>
<td></td>
</tr>
<tr>
<td>θ</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>8°</td>
</tr>
</tbody>
</table>

Figure 8. The Package of MSOP-8
The Package of SOP-8

Figure 9. The Package of SOP-8

Notice: Shenzhen Nsiway Co. LTD. Reserve the right to modify the datasheet at anytime, and without notice, Only Shenzhen Nsiway Co. LTD. have the right to explain the content in this datasheet.